

Arithmetic

Part A For each problem, (a) compute the operation using the rules of addition, and (b) indicate whether an overflow occurs. All numbers are expressed using a **six** bit, two's complement representation in binary notation.

$$\begin{array}{r} 1011 \\ + 1110 \\ \hline \end{array} \quad \begin{array}{r} 010000 \\ + 111111 \\ \hline \end{array} \quad \begin{array}{r} 101011 \\ + 110101 \\ \hline \end{array} \quad \begin{array}{r} 011111 \\ + 000001 \\ \hline \end{array}$$

overflow? _____ overflow? _____ overflow? _____ overflow? _____

$$\begin{array}{r} 11011 \\ + 1111 \\ \hline \end{array} \quad \begin{array}{r} 010100 \\ + 111111 \\ \hline \end{array} \quad \begin{array}{r} 111011 \\ + 110001 \\ \hline \end{array}$$

overflow? _____ overflow? _____ overflow? _____

$$\begin{array}{r} 1111 \\ + 1111 \\ \hline \end{array} \quad \begin{array}{r} 111000 \\ + 001111 \\ \hline \end{array} \quad \begin{array}{r} 110000 \\ + 111111 \\ \hline \end{array}$$

overflow? _____ overflow? _____ overflow? _____

Part B Now compute additions and detect overflows for these **five** bit, two's complement numbers.

$$\begin{array}{r} 1011 \\ + 101 \\ \hline \end{array} \quad \begin{array}{r} 10100 \\ + 10101 \\ \hline \end{array} \quad \begin{array}{r} 10101 \\ + 1011 \\ \hline \end{array} \quad \begin{array}{r} 1111 \\ + 10000 \\ \hline \end{array}$$

overflow? _____ overflow? _____ overflow? _____ overflow? _____

Part C For each problem, (a) compute the operation using the rules of addition, (b) indicate whether an error occurs assuming all numbers are expressed using a **five** bit, two's complement representation, and (c) indicate whether an error occurs assuming all numbers are expressed using a **five** bit, unsigned binary representation. All number are in binary notation.

$$\begin{array}{r} 1101 \\ + 111 \\ \hline \end{array} \quad \begin{array}{r} 10110 \\ + 11011 \\ \hline \end{array} \quad \begin{array}{r} 11010 \\ + 10101 \\ \hline \end{array} \quad \begin{array}{r} 101 \\ + 1001 \\ \hline \end{array}$$

signed error? _____ signed error? _____ signed error? _____ signed error? _____

unsigned error? _____ unsigned error? _____ unsigned error? _____ unsigned error? _____

$$\begin{array}{r} 11111 \\ + 11111 \\ \hline \end{array} \quad \begin{array}{r} 1111 \\ + 1111 \\ \hline \end{array} \quad \begin{array}{r} 10001 \\ + 1111 \\ \hline \end{array} \quad \begin{array}{r} 10001 \\ + 10000 \\ \hline \end{array}$$

signed error? _____ signed error? _____ signed error? _____ signed error? _____

unsigned error? _____ unsigned error? _____ unsigned error? _____ unsigned error? _____

Part D For each problem, compute the subtraction by negating the second operand and then adding the binary operands. All numbers are expressed using a **six** bit, two's compliment representation in binary notation. Don't worry about overflows here.

$$\begin{array}{r} 011001 \\ - 001111 \\ \hline \end{array} \quad \begin{array}{r} 010110 \\ - 010101 \\ \hline \end{array} \quad \begin{array}{r} 011111 \\ - 011111 \\ \hline \end{array}$$

Part E Now compute these subtractions (by negating the second operand and adding) for these **five** bit, two's compliment numbers. Again, don't worry about overflows.

$$\begin{array}{r} 1001 \\ - 1100 \\ \hline \end{array} \quad \begin{array}{r} 1010 \\ - 101 \\ \hline \end{array} \quad \begin{array}{r} 10101 \\ - 10101 \\ \hline \end{array} \quad \begin{array}{r} 11001 \\ - 10011 \\ \hline \end{array}$$

$$\begin{array}{r} 1110 \\ - 11111 \\ \hline \end{array} \quad \begin{array}{r} 101 \\ - 111 \\ \hline \end{array} \quad \begin{array}{r} 10101 \\ - 10110 \\ \hline \end{array} \quad \begin{array}{r} 11111 \\ - 10000 \\ \hline \end{array}$$

$$\begin{array}{r} 1110 \\ - 11100 \\ \hline \end{array} \quad \begin{array}{r} 1 \\ - 10 \\ \hline \end{array} \quad \begin{array}{r} 11011 \\ - 111 \\ \hline \end{array} \quad \begin{array}{r} 11001 \\ - 11001 \\ \hline \end{array}$$

Part F Two eight bit two's compliment numbers are added together to form an eight bit two's compliment result. The inputs are named X7:X0 and Y7:Y0. The result is named Z7:Z0. Assume other circuitry (an eight bit adder) computes Z from X and Y. Your task is to design the logic that detects when an addition overflow (positive or negative) occurs using any bits from X, Y, and Z as **inputs**. Your overflow detector should have one output, OVERFLOW, that is high when an overflow is detected.