

ECE 2020

Digital Systems Design

Quiz III

November 8, 2012

This exam is closed book and closed note and no calculators.

There are four questions. Do read them over before you start to work. If you need to make any assumptions, state them.

The meaning of each question should be clear, but if something does not make any sense to you, please ask for clarification. If you run out of room, please continue on the back of the previous page.

Good Luck!

Name (Please print) Solutions

This exam will be conducted according to the Georgia Tech Honor Code. I pledge to neither give nor receive unauthorized assistance on this exam and to abide by all provisions of the Honor Code.

Signed _____

Question	Score	Max
1		20
2		30
3		20
4		30
Total		100

1. (20) Floating point

- a) Convert -28.375 to IEEE single precision floating point format. Your answer must be represented in hex.

$$\begin{aligned} -28.375 &= -1 \times 11100.011_2 \times 2^0 \\ &= -1 \times 1.1100011_2 \times 2^4 \end{aligned}$$

$$E = 4, \quad \tilde{E} = 127 + 4 = 131 = 10000011_2$$

$$1 \ 10000011 \ 11000110000 \dots$$

$$\boxed{0XC1E30000}$$

- b) Consider two IEEE single precision floating point numbers $x = 0xACD2F739$ and $y = 0xACD2A739$. Which number (x or y) is larger in magnitude?


$x, y < 0$ and in the fifth hex digit, $F > A$

Therefore $|x| > |y|$, and



x is larger in magnitude.

2. 30) State holding elements

(a) (15) Design a positive edge triggered T-FF from D-latches, and any additional gates that are needed. (hint: you may wish to design a D-FF with the D-latches first).




(b) (15) For the given circuit (D Latch and ^{positive}~~negative~~ edge triggered ^DT-FF), complete the timing diagram. Note that U and V are initially 0.



3. (20) Counters. Design a synchronous mod 12 up counter that counts up mod 12 when cnt_en is asserted. You **must** use T flip flops and (a minimum number of) **any** other gates you need. Non-minimized (detection) circuits will not receive full credit.

Counter must be 4-bits since $\lceil \log_2 12 \rceil = 4$




$$11\text{-det} = Q_3 Q_1 Q_0$$

Looking at the $11 \rightarrow 0$ transition

	Q_3	Q_2	Q_1	Q_0
11:	1	0	1	1
0:	0	0	0	0


Q_3 : force a toggle
 Q_2 : suppress a toggle



All clk inputs connected to CLK signal.

4. (30) State Machines

c) (15) Write a state diagram for a Mealy type state machine that detects all overlapping sequences 11011.



- d) (15) Given the following symbolic state table with input X and output Y , produce a state transition table and find minimized next state and output equations for Q_1^+ and Y only. Use the state assignment where the binary representation $(Q_2Q_1Q_0)$ of state variables for state $S_i = i$. You do NOT need to draw a schematic.

State	Input	Next State	Output
S0	0	S0	0
	1	S4	0
S1	0	S0	0
	1	S5	0
S2	0	S4	1
	1	S3	1
S3	0	S2	1
	1	S3	1
S4	0	S1	0
	1	S5	1
S5	0	S5	0
	1	S2	1

State 110, 111 unused

Q_1^+

$Q_2 Q_1$	$Q_0 X$	00	01	11	10
00					
01			1	1	1
11		X	X	X	X
10				1	

$$Q_1^+ = Q_1 X + Q_1 Q_0 + Q_2 Q_0 X$$

Y

$Q_2 Q_1$	$Q_0 X$	00	01	11	10
00					
01		1	1	1	1
11		X	X	X	X
10			1	1	

$$Y = Q_1 + Q_2 X$$

State $Q_2 Q_1 Q_0$	Input x	Next State $Q_2^+ Q_1^+ Q_0^+$	output Y
000	0	000	0
	1	100	0
001	0	000	0
	1	101	0
010	0	100	1
	1	011	1
011	0	010	1
	1	011	1
100	0	001	0
	1	101	1
101	0	001	0
	1	101	1