

*Instructions:* This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work.  
*Good Luck!*

Your Name (*please print*) \_\_\_\_\_

1	2	3	4	total
<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>
18	32	25	25	100



Problem 1 (2 parts, 18 points)

Datapath Elements

Part A (9 points) Consider the following input and output values for a shift operation. Determine the shift *type* and *amount* required to achieve the listed transformation. I/Os are in hexadecimal.

Input Value	Output Value	Shift Type	Shift Amount (signed decimal value)
87654321	FFF87654		
87654321	00000008		
87654321	43218765		

Part B (9 points) Consider the following input and output values for a logical operation. Determine the *logical function* and *function code* (in hexadecimal) required for the operation.

X Input	Y Input	Output	Logical Function	Function Code
87654321	00FF00FF	00650021		
87654321	00FF00FF	879A43DE		
87654321	00FF00FF	789ABCDE		

Problem 2 (3 parts, 32 points)

Memory Systems


Part A (12 points) Consider a DRAM chip organized as **64 million addresses** of **16 bit words**. Assume both the DRAM cell and the DRAM chip is square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. **Express all answers in decimal.**

- number of columns \_\_\_\_\_
- column decoder required ( $n$  to  $m$ ) \_\_\_\_\_
- type of mux required ( $n$  to  $m$ ) \_\_\_\_\_
- number of muxes required \_\_\_\_\_
- number of address lines in column number \_\_\_\_\_
- number of address lines in column offset \_\_\_\_\_

Part B (10 points) Consider a **4 Gbyte** memory system with **512 million addresses** of **8 byte words** using DRAM chips organized as **64 million addresses** by **16 bit words**.

- word** address lines for memory system \_\_\_\_\_
- chips needed in one bank \_\_\_\_\_
- banks for memory system \_\_\_\_\_
- memory decoder required ( $n$  to  $m$ ) \_\_\_\_\_
- DRAM chips required \_\_\_\_\_

Part C (10 points) Design a 32 M address x 12 bit memory system with six 16 M address x 4 bit memory chips. **Label all busses and indicate bit width.** Assume R/W is connected and not shown here. Use a decoder if necessary. Place a star on the chip(s) that contain address 26,000,000.



Problem 3 (5 parts, 25 points)

Microcode

Using the supplied datapath, write microcode fragments to accomplish the following procedures. Express all values in hexadecimal notation. Use ‘X’ when a value is don’t cared. Smile when you’re happy. For maximum credit, complete the description field.

Part A (6 points)  $\$6 \leftarrow \text{mem}[0x3000]$ . Use only register 6.

#	X	Y	Z	rwe	im en	im va	au en	-a /s	lu en	lf	su en	st	ld en	st en	r/-w	msel	description
1																	
2																	

Part B (5 points) Mask all but the eight least significant bits of \$8 Use only register 8.

#	X	Y	Z	rwe	im en	im va	au en	-a /s	lu en	lf	su en	st	ld en	st en	r/-w	msel	description
1																	

Part C (4 points) Subtract 8 from register \$3. Use only registers 3.

#	X	Y	Z	rwe	im en	im va	au en	-a /s	lu en	lf	su en	st	ld en	st en	r/-w	msel	description
1																	

Part D (6 points)  $\text{mem}[\$4] \leftarrow 0x1957$ . Use only registers 4 and 5.

#	X	Y	Z	rwe	im en	im va	au en	-a /s	lu en	lf	su en	st	ld en	st en	r/-w	msel	description
1																	
2																	

Part E (4 points)  $\$7 \leftarrow 32 * \$7$ . Use only register 7.


#	X	Y	Z	rwe	im en	im va	au en	-a /s	lu en	lf	su en	st	ld en	st en	r/-w	msel	description
1																	

Problem 4 (1 part, 25 points)

Assembly Programming

**Part A** (25 points) Complete this subroutine that averages an array of integers in memory. Assume \$4 contains the number of integers and \$5 contains the starting address of the array. Return the average in \$7. Use the \$8 for the input value, \$7 for the sum, and \$6 for the end test.

<i>label</i>	<i>instruction</i>	<i>comment</i>
<b>AvgN:</b>		# offset = 4 * # elems
		# end = base + offset
		# load 1st element
		# point to 2nd element
		# load next element
		# add to sum
		# point to next element
		# loop until end
		# compute average
		# put average in \$7
	jr \$31	# return to caller



MIPS Instruction Set

<i>instruction</i>	<i>example</i>	<i>meaning</i>
<b>arithmetic</b>		
add	add \$1,\$2,\$3	$S1 = S2 + S3$
subtract	sub \$1,\$2,\$3	$S1 = S2 - S3$
add immediate	addi \$1,\$2,100	$S1 = S2 + 100$
add unsigned	addu \$1,\$2,\$3	$S1 = S2 + S3$
subtract unsigned	subu \$1,\$2,\$3	$S1 = S2 - S3$
add immediate unsigned	addiu \$1,\$2,100	$S1 = S2 + 100$
set if less than	slt \$1, \$2, \$3	if ( $S2 < S3$ ), $S1 = 1$ else $S1 = 0$
set if less than immediate	slti \$1, \$2, 100	if ( $S2 < 100$ ), $S1 = 1$ else $S1 = 0$
set if less than unsigned	sltu \$1, \$2, \$3	if ( $S2 < S3$ ), $S1 = 1$ else $S1 = 0$
set if < immediate unsigned	sltui \$1, \$2, 100	if ( $S2 < 100$ ), $S1 = 1$ else $S1 = 0$
multiply	mult \$2,\$3	Hi, Lo = $S2 * S3$ , 64-bit signed product
multiply unsigned	multu \$2,\$3	Hi, Lo = $S2 * S3$ , 64-bit unsigned product
divide	div \$2,\$3	Lo = $S2 / S3$ , Hi = $S2 \bmod S3$
divide unsigned	divu \$2,\$3	Lo = $S2 / S3$ , Hi = $S2 \bmod S3$ , unsigned
<b>transfer</b>		
move from Hi	mfhi \$1	$S1 = Hi$
move from Lo	mflo \$1	$S1 = Lo$
load upper immediate	lui \$1,100	$S1 = 100 \times 2^{16}$
<b>logic</b>		
and	and \$1,\$2,\$3	$S1 = S2 \& S3$
or	or \$1,\$2,\$3	$S1 = S2   S3$
and immediate	andi \$1,\$2,100	$S1 = S2 \& 100$
or immediate	ori \$1,\$2,100	$S1 = S2   100$
nor	nor \$1,\$2,\$3	$S1 = \text{not}(S2   S3)$
xor	xor \$1, \$2, \$3	$S1 = S2 \oplus S3$
xor immediate	xori \$1, \$2, 255	$S1 = S2 \oplus 255$
<b>shift</b>		
shift left logical	sll \$1,\$2,5	$S1 = S2 \ll 5$ (logical)
shift left logical variable	sllv \$1,\$2,\$3	$S1 = S2 \ll S3$ (logical), variable shift amt
shift right logical	srl \$1,\$2,5	$S1 = S2 \gg 5$ (logical)
shift right logical variable	srlv \$1,\$2,\$3	$S1 = S2 \gg S3$ (logical), variable shift amt
shift right arithmetic	sra \$1,\$2,5	$S1 = S2 \gg 5$ (arithmetic)
shift right arithmetic variable	srav \$1,\$2,\$3	$S1 = S2 \gg S3$ (arithmetic), variable shift amt
<b>memory</b>		
load word	lw \$1, 1000(\$2)	$S1 = \text{memory}[S2+1000]$
store word	sw \$1, 1000(\$2)	$\text{memory}[S2+1000] = S1$
load byte	lb \$1, 1002(\$2)	$S1 = \text{memory}[S2+1002]$ in least sig. byte
load byte unsigned	lbu \$1, 1002(\$2)	$S1 = \text{memory}[S2+1002]$ in least sig. byte
store byte	sb \$1, 1002(\$2)	$\text{memory}[S2+1002] = S1$ (byte modified only)
<b>branch</b>		
branch if equal	beq \$1,\$2,100	if ( $S1 = S2$ ), $PC = PC + 4 + (100*4)$
branch if not equal	bne \$1,\$2,100	if ( $S1 \neq S2$ ), $PC = PC + 4 + (100*4)$
<b>jump</b>		
jump	j 10000	$PC = 10000*4$
jump register	jr \$31	$PC = S31$
jump and link	jal 10000	$S31 = PC + 4$ ; $PC = 10000*4$